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Abstract—We demonstrate the first monolithically integrated
linear photonic crystal microcavities in an advanced SOI CMOS
microelectronics process (IBM 45 nm 12SOI) with no in-foundry
process modifications. The cavities were integrated into a stan-
dard microelectronics design flow meeting process design rules,
and fabricated alongside transistors native to the process. We
demonstrate both 1520 nm wavelength and 1180 nm cavity de-
signs using different cavity implementations due to design rule
constraints. For the 1520 nm and 1180 nm designs, loaded quality
factors of 2,000 and 4,000 are measured, and intrinsic quality
factors of 100,000 and 60,000 are extracted. We also demonstrate
an evanescent coupling geometry which decouples the cavity and
waveguide-coupling design.
Index Terms—Photonic crystals, electronic-photonic integra-
tion, zero-change microelectronics CMOS.
I. INTRODUCTION
ENERGY efficiency and bandwidth density requirementsin future CPU-to-memory interconnects have motivated
research into monolithic integration of photonics with mi-
croelectronics [1]. Recent design techniques have enabled
photonic devices to be manufactured within standard process
design kit (PDK) guidelines in advanced CMOS processes
and to be fabricated without requiring any in-foundry pro-
cess modifications [2]–[4]. Thus, photonics is enabled in na-
tive microelectronics fabrication processes, enabling photonics
technology to leverage the advances in CMOS technology
fabrication at essentially no cost. Nanostructured devices such
as photonic crystals (PhCs) require high resolution and low
proximity effects which turned previous research in favor of
electron beam lithography [5] over photolithography, but this
approach is not viable for high volume production. Modern
microelectronics CMOS processes, such as the 45 nm pro-
cess used in this work, support the resolution and process
control to define PhCs and provide a scalable solution for
mass manufacturing. However, they are entirely optimized
for electronic circuits with no provision for photonics. PhC
microcavities are potential building blocks for efficient filter-
ing, tuning, modulation, all optical switching and nonlinear
applications [6], [7]. Therefore, their direct integration into
advanced CMOS, alongside state-of-the-art microelectronics,
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may impact the commercial viability of electronic-photonic
systems in a number of applications.
We demonstrate efficient linear photonic crystal cavities in
a state-of-the-art microelectronics CMOS process – a silicon-
on-insulator (SOI) CMOS transistor process – implemented
in the transistor device body layer. We demonstrate 1520 nm
design devices with a loaded quality factor of 2,150 (92
GHz bandwidth), and extract an intrinsic quality factor on the
order of 100,000. Cavities with a 1180 nm resonant design
wavelength with an extracted intrinsic quality factor on the
order 60,000 are also presented. All cavities are excited via
evanescent coupling [8], enabling decoupled design of the
microcavity and waveguide coupling [Fig. 1(a)].
II. ADVANCED CMOS DESIGN CONSIDERATIONS
We employ the IBM 45 nm 12SOI process [9] to fabricate
the devices. Recent work has demonstrated linear PhC cav-
ities in a bulk silicon (polycrystalline transistor-gate device
layer) process [10], also promising for CMOS integration.
An advantage of an SOI CMOS process, in comparison to
bulk CMOS, is the low optical loss of the crystalline silicon
transistor body layer when used as the waveguiding layer.
The cross-section of the cavity within the 12SOI process is
illustrated in Fig. 1(b) (exact layer thicknesses available in
IBM 12SOI Process Design Kit under NDA [9]), showing the
body silicon layer waveguide, and a nitride stressor layer above
it (present in advanced-node processes to increase mobility in
the MOSFET channel region). The buried oxide is not thick
enough to enable optical isolation between the waveguides and
the silicon substrate. Thus, a post-processing XeF2 silicon etch
step is required to remove the silicon substrate. The substrate
removal can be performed locally [11] or globally [2], and
it was previously shown that the substrate removal does not
degrade transistor performance [3]. The experiments in this
work utilized global substrate removal. A micrograph image
of a PhC after substrate removal is shown in Fig. 2(c).
The primary challenges in design are the sub-90 nm thick-
ness of the body silicon layer which limits confinement, and
process design rules including minimum feature size, enclosed
area and notch width rules. Because of the thin body silicon
layer, the cavity waveguide width is large relative to that of
typical silicon designs [5] in order to maximize confinement
[Fig. 1(c)], and the cavity is also longer to support a high
intrinsic quality factor. Although the polysilicon gate layer
could be utilized on top of the crystalline silicon body layer
to increase confinement [4], it is omitted here because its
substantial optical loss would degrade the intrinsic quality
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Fig. 1. (a) Device geometry showing the photonic crystal cavity and
evanescently coupled input and output waveguides; (b) waveguide cross-
section in the IBM 45 nm 12SOI CMOS process showing the fundamental
TE mode; (c) 1520 nm device design with (d) first and third longitudinal
modes; (e) 1180 nm device design (unit cell difference due to design rules)
with (e) first and (f) third longitudinal modes.
factor. In order to pass to the fabrication stage within a
standard microelectronics process, these structures must pass
automatic design rule checks (DRC) provided for the process.
Unit cells with discretized circular holes are prone to violation
of notch design rules. As a result, the 1520 nm resonant
cavities presented here use square holes in silicon as the
unit cells to simplify layout and DRC conformance. The
12SOI process has a relatively large minimum enclosed area
rule which places a strong constraint on the cavity design.
Therefore, in cavities designed for 1180 nm wavelength, an
alternative unit cell design of isolated rectangles of body
silicon was used. Figures 1(a) and (e) show the layout for
the 1520 nm and 1180 nm designs, respectively.
III. CAVITY AND COUPLING DESIGN
The cavities are synthesized to support Hermite-Gaussian
resonant modes, i.e. to approximate a truncated parabolic
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Fig. 2. (a) Simulated resonance wavelengths of the 1520 nm cavity for the
nominal design and ±10 nm hole size design variants; (b) simulated intrinsic
loss Qi’s; (c) optical micrographs of the 3×3 mm chip and of a fabricated
device including grating coupler ports, waveguides and a cavity.
optical potential [12]. In contrast to analytic approximations
typically used, we employed a synthesis procedure that relies
on a parameter map obtained from rigorous 3D numerical
band-structure calculations. High-Frequency Structure Solver
(HFSS) [13] was used for photonics simulations. First, it was
used in eigensolver configuration with periodic longitudinal
boundary conditions to compute the photonic band structure.
This provided the mirror strength of the cavity unit cells at
a target resonance wavelength as a function of a unit cell
geometry parameter, such as the size of the square holes or
rectangular blocks. A cavity design (with a non-uniform cell
distribution) was synthesized from the parameter maps. HFSS
was used to find the fundamental and higher order modes of
the full cavity to verify the synthesis procedure, and to analyze
effects of fabrication variations. The synthesized 1520 nm
design cavity has a single transverse mode and multiple longi-
tudinal modes [Fig. 1(d)], and the simulated free spectral range
(FSR) is 1.71 THz. Fig. 2(a) shows the simulated resonant
wavelength for each mode and Fig. 2(b) shows the simulated
intrinsic quality factors, Qi. The fundamental mode of the
nominal design has a simulated Qi of 184k at 1521 nm. Qi
decreases exponentially with mode number because the cavity
length is fixed, the higher order longitudinal modes occupy a
larger portion of the cavity which results in scattering due to
the finite extent of the cavity.
The cavity is excited via evanescent coupling from two side-
coupled waveguides, an input and a drop waveguide, in a
symmetric configuration [Fig. 2(c)]. In comparison to direct
excitation from the waveguide in which the cavity is formed,
such a coupling geometry has the advantage that the cavity de-
sign is independent of coupling design; the cavity-waveguide
gap is the only parameter changed when adjusting coupling,
and no cavity redesign is needed. Assuming equal coupling
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Fig. 3. (a) Cavity through port responses (nominal and ±10 nm hole size),
vertical lines show design resonances; (b) through and drop port responses
with longitudinal mode numbers labeled (−10 nm hole design).
from both side-coupled waveguides, a single external quality
factor can be defined that relates the intrinsic loss quality
factor and the total (loaded) quality factor. The coupled-mode
theory model relating these quality factors and the through
port transmission on resonance is [8]:
1
Qt
=
1
Qi
+
1
Qe
(1)
Pthru
Pin
=
(
1 + 2Qe/Qi
2 + 2Qe/Qi
)2
(2)
where Qe, Qi and Qt are the external, intrinsic and total
(loaded) quality factors, and, Pthru and Pin are the optical
powers in the through port and input port. In this configuration,
the ideal transmission on resonance is −6 dB (25%) to all four
ports due to the symmetry of the standing-wave cavity system.
IV. MEASUREMENTS AND ANALYSIS
Fig. 3(a) shows measured through port responses of three
1520 nm design cavities – the nominal design and variants with
±10 nm square hole side dimensions to account for process
variability – and the simulated design resonances. Measured
resonances are about 7 nm away from design which is expected
due to fabrication variation in the device layer thickness. The
fundamental through the 5th order longitudinal modes are seen
in the transmission spectra. The nominal design shows an
FSR of about 1.52 THz which is close to the design FSR of
1.71 THz. Fig. 3(b) shows the through and drop port spectra of
the −10 nm cavity design and Fig. 4(a) shows a close-up view
of the fundamental mode which shows transmission near the
ideal value of −6 dB, i.e. the device operates as a wavelength
selective 4-way power splitter. The bandwidth is 92 GHz (a
Qt of 2,150).
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Fig. 4. (a) Fundamental mode of −10 nm design cavity along with an ideal
response; (b) measured total, external and intrinsic Q’s, and design intrinsic
Qi of the first three modes for the −10 nm design cavity.
Eq. (1) and Eq. (2) can be used to extract the external
quality factor, Qe, as well as the intrinsic quality factor, Qi,
of the cavity for each mode. The on-resonance transmission
and bandwidth in the through port response alone provide all
the coupling parameters. Transmission near −6 dB indicates
that most power is coupled to ports and that the total quality
factor, Qt, is dominated by Qe due to external coupling to the
waveguides. Therefore, parameter extraction to find the Qi of
the cavity is sensitive to errors – for this Qt, an extinction
larger than 5.3 dB ensures Qi > 25,000, and an extinction
larger than 5.84 dB ensures a Qi > 100,000. Measured spectra
give extinction of 5.94 dB when normalizing out the grating
coupler response. We estimate an uncertainty of about 0.1 dB
due to Fabry-Perot oscillations, so Qi is on the order of
100,000. Fig. 4(b) shows the extracted Qe’s and Qi’s of the
−10 nm design cavity for the first three modes.
Another observation in this coupling geometry is that the
extracted Qe is higher for the second mode than for both
the first and third mode [Fig. 4(b)]. This is consistent with
expected behavior. Even numbered modes have a field null in
the center of the cavity where the input and output waveguides
are located which suppresses the coupling. This means that
even modes have a higher Qe compared to the following
odd longitudinal mode. This is directly measured by a greater
Qt for the second mode in spectra in all cavity designs and
confirmed by HFSS simulations with a coupling bus included.
We note that Qi exponentially drops with mode number and
explain this as a tunneling to the guided nanobeam waveguide
mode at the edges of the cavity. This is confirmed by IR
images [Fig. 5] when each of the first three modes was excited
on resonance. In all three cases, scattering is seen at the
terminated waveguide port as well as the through and drop
port grating couplers, as expected for a standing wave cavity
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Fig. 5. Top view IR images of 1520 nm design cavity on resonance. Arrows
point to scattering at the shunt waveguide (yellow) and on the edges of the
cavity nanobeam (green).
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Fig. 6. Through and drop port response of the 1180 nm fundamental
wavelength design cavity. A total Qt of 4,366 is measured with an estimated
intrinsic Qi of 59,000.
that radiates to all four ports. The cavity is dark on resonance
which is a good indicator that radiation loss, at least within
the NA of the microscope objective, is small and is consistent
with high Qi. On the two higher order mode images, some
scattering is seen also on the edges of the cavity itself. This
is consistent with increased tunneling radiation loss for the
higher order modes.
Cavities were also synthesized using the same process
given in Section III with a 1180 nm design resonance wave-
length [Fig. 1(e, f)]. Designs at 1180 nm wavelength are
of interest due to compatibility with Si-Ge photodetectors,
created within the same SOI CMOS process [14], which have
higher absorption at lower wavelengths. To enable designs
at 1180 nm that conform to the design rule constraints, the
unit cell of the cavities was an isolated silicon rectangular
block. The fundamental mode of this design has a simulated
intrinsic quality factor of 845k near 1180 nm. Fig. 6 shows the
measured fundamental mode transmission. The bandwidth is
57.6 GHz (a Qt of 4,366). After fitting and removing the large
Fabry-Perot oscillations, the device has an extinction ratio of
about 5.4 dB and an extracted Qi of about 59,000.
V. CONCLUSION
We demonstrated the first linear photonic crystal microcav-
ities in an advanced CMOS microelectronics process. With
intrinsic quality factors of ∼100k and ∼60k for 1520 nm and
1180 nm designs, respectively, these cavities offer potential
solutions for both passive (e.g. filtering and power splitting)
and active (e.g. modulation and detection) applications. Active
designs are enabled by utilizing p-type and n-type implants
that already exist in the process and are traditionally used
for transistors. Silicon germanium (used for transistor strain
engineering) can be used to enable detector designs.
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